



## Course Specification of Hardware Design Language

I. Course Identification and General Information						
1.	Course Title:	Hardware Design Language				
2.	Course Code & Number:	CCE245				
3.	Credit hours:	C.H				Total
		Th.	Tu.	Pr.	Tr.	
		2	-	2	-	3
4.	Study level/ semester at which this course is offered:	Third Year/ First Semester				
5.	Pre –requisite (if any):	Programming Language (II), Logic Circuits (II)				
6.	Co –requisite (if any):	None.				
7.	Program (s) in which the course is offered:	B.Sc. of Computer and Control Engineering				
8.	Language of teaching the course:	Arabic & English				
9.	Location of teaching the course:	Class Room (Faculty of Engineering)				
10.	Prepared By:	Prof. Abdul Raqib Abdo Asaad				
11.	Date of Approval					

II. Course Description
<p>This course aims to provide students with basic principles, fundamentals and concepts related to the development of digital integrated circuits based on VHDL programming. Modern practices of HDLs using VHDL or Verilog languages for modeling, timing, events, etc. has raised demands and applications in industrial's digital systems evolution and development. Course topics cover review on logic gates, combinational and sequential logic circuits, FPGA, Verilog &amp; VHDL fundamentals and programming and modeling and simulation of ICs. Based on lectures, practical &amp; computer labs and term projects works, students will be able to develop their problem-solving, programming, modeling and simulation skills related to ICs development.</p>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



III. Course Intended learning outcomes (CILOs) of the course		Referenced PILOs
a1	Define the principles, terminologies, and architectures of HDL and FPGA.	A1
a2	Explain the different methods of HDL applied in designing of digital circuits and systems.	A2, A3
b1	Formulate digitals system that serve complex applications.	B1, B4
b2	Analyze data of HDL simulation results for concluding the correct design.	B2, B3
c1	Implement digital circuits/systems using the training kit.	C2, C3
c2	Use HDL editor, simulation and synthesis tools for designing and implementing of digital circuits and systems.	C4
d1	Work in a group to achieve final course's project and/or for solving specific problems.	D1
d2	Perform specific tasks individually and present tasks' ideas clearly.	D4

(A) Alignment Course Intended Learning Outcomes of Knowledge and Understanding to Teaching Strategies and Assessment Strategies		
Course Intended Learning Outcomes	Teaching strategies	Assessment Strategies
a1- Define the principles, terminologies, and architectures of HDL and FPGA.	Lectures Self-learning Dialogue and discussion	Written Test and Quizzes Oral discussion Assignment
a2- Explain the different methods of HDL applied in designing of digital circuits and systems.	Lectures Laboratory Self-learning Dialogue and discussion	Written Test and Quizzes Reports evaluation Presentations evaluation Oral discussion Assignment

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



**(B) Alignment Course Intended Learning Outcomes of Intellectual Skills to Teaching Strategies and Assessment Strategies**

Course Intended Learning Outcomes	Teaching strategies	Assessment Strategies
<b>b1-</b> Formulate digital system that serve complex applications.	Lectures Laboratory Projects	Written Test and Quizzes Reports evaluation Presentations evaluation Assignment
<b>b2-</b> Analyze data of HDL simulation results for concluding the correct design.		

**(C) Alignment Course Intended Learning Outcomes of Professional and Practical Skills to Teaching Strategies and Assessment Strategies**

Course Intended Learning Outcomes	Teaching strategies	Assessment Strategies
<b>c1-</b> Implement digital circuits/systems using the training kit.	Lectures Laboratory Exercises Simulation tools Projects	Written Test and Quizzes Reports evaluation Observation of performance Presentations evaluation Assignment
<b>c2-</b> Use HDL editor, simulation and synthesis tools for designing and implementing digital circuits and systems.		

**(D) Alignment Course Intended Learning Outcomes of Transferable Skills to Teaching Strategies and Assessment Strategies**

Course Intended Learning Outcomes	Teaching strategies	Assessment Strategies
<b>d1-</b> Work in a group to achieve final course's project and/or for solving specific problems.	Laboratory Coursework Project	Observation Presentations evaluation
<b>d2-</b> Perform specific tasks individually and present tasks' ideas clearly.	Laboratory Research	Reports evaluation

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



IV. Course Content					
A – Theoretical Aspect					
Order	Units/Topics List	Learning Outcomes	Sub Topics List	Number of Weeks	Contact hours
1.	Review	a1, b1	<ul style="list-style-type: none"> <li>• Logic fundamentals</li> <li>• Gates</li> <li>• Latches</li> <li>• Flip-Flops</li> <li>• CLC</li> <li>• SLC</li> </ul>	2	4
2.	FPGA	a1	<ul style="list-style-type: none"> <li>• FPGA architecture</li> <li>• Types</li> <li>• Synthesis</li> </ul>	1	2
3.	VHDL or Verilog fundamentals	a1, a2, b1	<ul style="list-style-type: none"> <li>• Operations</li> <li>• Constructions</li> <li>• Data representation</li> <li>• Formats...etc</li> <li>• Examples.</li> </ul>	4	8
4.	Synthesizable code for basic logic components.	a1, a2, b1	<ul style="list-style-type: none"> <li>• Examples</li> </ul>	2	4
5.	Modeling and Simulating	a1, a2, b1	<ul style="list-style-type: none"> <li>• Modeling</li> <li>• Timing</li> <li>• Events</li> <li>• Propagation delays</li> <li>• Concurrency</li> </ul>	2	4
6.	Synthesizable code and hardware/HDL	a1, a2, b1	<ul style="list-style-type: none"> <li>• Examples</li> </ul>	3	6

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



mapping (CLC, SLC).				
<b>Number of Weeks /and Units Per Semester</b>			<b>14</b>	<b>28</b>

<b>B - Practical Aspect</b>				
<b>Order</b>	<b>Topics List</b>	<b>Number of Weeks</b>	<b>Contact hours</b>	<b>Learning Outcomes</b>
1	Identify the editor and simulation programs	1	2	b2, c1, c2
2	FPGA and synthesis methods	1	2	a1, c1, c2
3	VHDL or Verilog fundamentals	3	6	a1, a2, b1, b2, c1, c2, d1
4	Synthesizable code for basic logic components	2	4	a1, a2, b1, b2, c1, c2, d1
5	Modeling and Simulating	2	4	a1, a2, b1, b2, c1, c2, d1
6	Synthesizable code and hardware/HDL mapping (CLC, SLC)	3	6	a1, a2, b1, b2, c1, c2, d1
7	Term Project Presentation and Discussion (Designing and implementing a digital system to serve digital application using HDL) starting from the 3 <sup>rd</sup> week	1	2	a1, a2, b1, b2, c1, c2, d1, d2
8	Final Lab. Exam.	1	2	a1, a2, b1, b2, c1, c2, d2
<b>Number of Weeks /and Units Per Semester</b>		<b>14</b>	<b>28</b>	

<b>V. Teaching strategies of the course</b>
<ul style="list-style-type: none"> <li>• Lectures</li> <li>• Laboratory</li> <li>• Self-learning</li> <li>• Dialogue and discussion</li> <li>• Projects</li> </ul>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



- Exercises
- Simulation tools
- Coursework
- Research

## VI. Assignments & Reports

No	Assignments	Aligned CILOs	Week Due	Mark
1.	VHDL & Verilog Programming	a2, b1, c1, c2, d2	3 <sup>rd</sup> to 6 <sup>th</sup>	3
2.	Search Report on FPGA, VHDL Simulation and Modeling of Digital Circuits/Systems	a1, a2, b1, c1, c2, d1, d2	8 <sup>th</sup> to 13 <sup>th</sup>	4
3.	Laboratory reports	a2, b1, c1, c2, d2	Weekly	8
<b>Total</b>				<b>15</b>

## VII. Schedule of Assessment Tasks for Students during the Semester

No.	Assessment Method	Week Due	Mark	Proportion of Final Assessment	Aligned Course Learning Outcomes
1.	Assignments & Reports	Weekly	15	10%	a1, a2, b1, c1, c2, d1, d2
2.	Quizzes	3 <sup>rd</sup> , 6 <sup>th</sup> , and 13 <sup>th</sup>	10	6.67%	a1, a2, b1, b2, c1
3.	Midterm Exam (Theoretically)	8 <sup>th</sup>	20	13.33%	a1, a2, b1, b2, c1
4.	Final Lab. Exam (including Term Project Evaluation)	13 <sup>th</sup> & 14 <sup>th</sup>	30	20%	a1, a2, b1, b2, c1, c2, d1, d2
5.	Final Exam	16 <sup>th</sup>	75	50%	a1, a2, b1, b2
<b>Total</b>			<b>150</b>	<b>100%</b>	

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



<b>VIII. Learning Resources</b>	
Written in the following order: (Author - Year of publication – Title – Edition – Place of publication – Publisher).	
1- Required Textbook(s) (maximum two)	
	1) D. J. Smith (1998), HDL chip design: a practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog, Latest Edition, Doone Publications. 2) Weng Fook Lee (2000), VHDL Coding and Logic Synthesis with Synopsys, First Edition, Academic Press.
2- Essential References	
	1) Michael D. Ciletti (1999), Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL, First Edition. Pearson Prentice Hall. 2) D. Naylor and S. Jones, VHDL: A Logic Synthesis Approach, Chapman & Hall, UK. 3) Thomas L. Floyd, (2006), Digital Fundamentals, Ninth Edition, Pearson Prentice Hall, United States of America.
3- Electronic Materials and Web Sites etc.	
	Software and Programs: - 1) Quartus program. 2) Mento Graphics program.

<b>IX. Course Policies:</b>	
<b>1.</b>	<b>Class Attendance:</b> - The students should have more than 75% of attendance according to rules and regulations of the faculty.
<b>2.</b>	<b>Tardy:</b> - The students should respect the timing of attending the lectures. They should attend within 15 minutes from starting of the lecture.
<b>3.</b>	<b>Exam Attendance/Punctuality:</b> - The student should attend the exam on time. The punctuality should be implemented according to rules and regulations of the faculty for mid-term exam and final exam.

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas





4.	<b>Assignments &amp; Projects:</b> - The assignment is given to the students after each chapter; the student has to submit all the assignments for checking on time.
5.	<b>Cheating:</b> - If any cheating occurred during the examination, the student is not allowed to continue and he has to face the examination committee for enquires.
6.	<b>Plagiarism:</b> - If one student attends the exam on another behalf; he will be dismissed from the faculty according to the policy, rules and regulations of the university.
7.	<b>Other policies:</b> - All the teaching materials should be kept out the examination hall and mobile phones are not allowed. - Mutual respect should be maintained between the student and his teacher and also among students. Failing in keeping this respect is subject to the policy, rules and regulations of the university.

<b>Reviewed By</b>	<b><u>Vice Dean for Academic Affairs and Post Graduate Studies: Asst. Prof. Dr. Tarek A. Barakat</u></b> <b><u>President of Quality Assurance Unit: Assoc. Prof. Dr. Mohammed Algorafi</u></b> <b><u>Name of Reviewer from the Department: Assoc. Prof. Dr. Farouk Al-Fuhaidy</u></b>
	<b><u>Deputy Rector for Academic Affairs Asst. Prof. Dr. Ibrahim AlMutaa</u></b> <b><u>Assoc. Prof. Dr. Ahmed Mujahed</u></b> <b><u>Asst. Prof. Dr. Munasar Alsubri</u></b>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas





## Course Plan of Hardware Design Language

I. Information about Faculty Member Responsible for the Course						
<b>Name of Faculty Member</b>	Prof. Abdul Raqib Abdo Asaad	<b>Office Hours</b>				
<b>Location &amp; Telephone No.</b>		SAT	SUN	MON	TUE	WED
<b>E-mail</b>						

II. Course Identification and General Information					
1.	Course Title:	Hardware Design Language			
2.	Course Number & Code:	CCE245			
3.	Credit hours:	C.H			
		Th.	Tu.	Pr.	Tr.
		2	-	2	-
		Total			
		3			
4.	Study level/year at which this course is offered:	Third Year/ First Semester			
5.	Pre –requisite (if any):	Programming Language (II), Logic Circuits (I), Logic Circuits (II)			
6.	Co –requisite (if any):	None.			
7.	Program (s) in which the course is offered	B.Sc. of Computer and Control Engineering			
8.	Language of teaching the course:	Arabic & English			
9.	System of Study:	Semesters			
10.	Mode of delivery:	Lecture			
11.	Location of teaching the course:	Class Room (Faculty of Engineering)			

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



### III. Course Description

This course aims to provide students with basic principles, fundamentals and concepts related to the development of digital integrated circuits based on VHDL programming. Modern practices of HDLs using VHDL or Verilog languages for modeling, timing, events, etc. has raised demands and applications in industrial's digital systems evolution and development. Course topics cover review on logic gates, combinational and sequential logic circuits, FPGA, Verilog & VHDL fundamentals and programming and modeling and simulation of ICs. Based on lectures, practical & computer labs and term projects works, students will be able to develop their problem-solving, programming, modeling and simulation skills related to ICs development.

### IV. Intended learning outcomes (ILOs) of the course:

1. Define the principles, terminologies, and architectures of HDL and FPGA.
2. Explain the different methods of HDL applied in designing of digital circuits and systems.
3. Formulate digitals system that serve complex applications.
4. Analyze data of HDL simulation results for concluding the correct design.
5. Implement digital circuits/systems using the training kit.
6. Use HDL editor, simulation and synthesis tools for designing and implementing of digital circuits and systems.
7. Work in a group to achieve final course's project and/or for solving specific problems.
8. Perform specific tasks individually and present tasks' ideas clearly.

### V. Course Content

#### A – Theoretical Aspect

Order	Units/Topics List	Sub Topics List	Number of Weeks	Contact hours
1.	Review	<ul style="list-style-type: none"> <li>• Logic fundamentals</li> <li>• Gates</li> <li>• Latches</li> <li>• Flip-Flops</li> </ul>	1 <sup>st</sup> ,2 <sup>nd</sup>	4

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



		<ul style="list-style-type: none"> <li>• CLC</li> <li>• SLC</li> </ul>		
2.	FPGA	<ul style="list-style-type: none"> <li>• FPGA architecture</li> <li>• Types</li> <li>• Synthesis</li> </ul>	3 <sup>rd</sup>	2
3.	VHDL or Verilog fundamentals	<ul style="list-style-type: none"> <li>• Operations</li> <li>• Constructions</li> <li>• Data representation</li> <li>• Formats...etc</li> <li>• Examples.</li> </ul>	4 <sup>th</sup> , 5 <sup>th</sup> , 6 <sup>th</sup> , 7 <sup>th</sup>	8
4.	Midterm		8 <sup>th</sup>	2
5.	Synthesizable code for basic logic components.	<ul style="list-style-type: none"> <li>• Examples</li> </ul>	9 <sup>th</sup> , 10 <sup>th</sup>	4
6.	Modeling and Simulating	<ul style="list-style-type: none"> <li>• Modeling</li> <li>• Timing</li> <li>• Events</li> <li>• Propagation delays</li> <li>• Concurrency</li> </ul>	11 <sup>th</sup> , 12 <sup>th</sup>	4
7.	Synthesizable code and hardware/HDL mapping (CLC, SLC).	<ul style="list-style-type: none"> <li>• Examples</li> </ul>	13 <sup>th</sup> , 14 <sup>th</sup> , 15 <sup>th</sup>	6
8.	Final exam	<ul style="list-style-type: none"> <li>•</li> </ul>	16 <sup>th</sup>	2
<b>Number of Weeks /and Units Per Semester</b>			<b>16</b>	<b>32</b>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



<b>B - Practical Aspect</b>			
<b>Order</b>	<b>Topics List</b>	<b>Number of Weeks</b>	<b>Contact hours</b>
1	Identify the editor and simulation programs	1 <sup>st</sup>	2
2	FPGA and synthesis methods	2 <sup>nd</sup>	2
3	VHDL or Verilog fundamentals	3 <sup>rd</sup> , 4 <sup>th</sup> , 5 <sup>th</sup>	6
4	Synthesizable code for basic logic components	6 <sup>th</sup> , 7 <sup>th</sup>	4
5	Modeling and Simulating	8 <sup>th</sup> , 9 <sup>th</sup>	4
6	Synthesizable code and hardware/HDL mapping (CLC, SLC)	10 <sup>th</sup> , 11 <sup>th</sup> , 12 <sup>th</sup>	6
7	Term Project Presentation and Discussion (Designing and implementing a digital system to serve digital application using HDL) starting from the 3 <sup>rd</sup> week	13 <sup>th</sup>	2
8	Final Lab. Exam.	14 <sup>th</sup>	2
<b>Number of Weeks /and Units Per Semester</b>		<b>14</b>	<b>28</b>

<b>VI. Teaching strategies of the course</b>
<ul style="list-style-type: none"> <li>• Lectures</li> <li>• Laboratory</li> <li>• Self-learning</li> <li>• Dialogue and discussion</li> <li>• Projects</li> <li>• Exercises</li> <li>• Simulation tools</li> <li>• Coursework</li> <li>• Research</li> </ul>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



<b>VII. Assignments &amp; Reports</b>				
No	Assignments	Aligned CILOs	Week Due	Mark
1.	VHDL & Verilog Programming	a2, b1, c1, c2, d2	3 <sup>rd</sup> to 6 <sup>th</sup>	3
2.	Search Report on FPGA, VHDL Simulation and Modeling of Digital Circuits/Systems	a1, a2, b1, c1, c2, d1, d2	8 <sup>th</sup> to 13 <sup>th</sup>	4
3.	Laboratory reports	a2, b1, c1, c2, d2	Weekly	8
<b>Total</b>				<b>15</b>

<b>VIII. Schedule of Assessment Tasks for Students during the Semester</b>					
No.	Assessment Method	Week Due	Mark	Proportion of Final Assessment	Aligned Course Learning Outcomes
1.	Assignments & Reports	Weekly	15	10%	a1, a2, b1, c1, c2, d1, d2
2.	Quizzes	3 <sup>rd</sup> , 6 <sup>th</sup> , and 13 <sup>th</sup>	10	6.67%	a1, a2, b1, b2, c1
3.	Midterm Exam (Theoretically)	8 <sup>th</sup>	20	13.33%	a1, a2, b1, b2, c1
4.	Final Lab. Exam (including Term Project Evaluation)	13 <sup>th</sup> & 14 <sup>th</sup>	30	20%	a1, a2, b1, b2, c1, c2, d1, d2
5.	Final Exam	16 <sup>th</sup>	75	50%	a1, a2, b1, b2
<b>Total</b>			<b>150</b>	<b>100%</b>	

<b>IX. Learning Resources</b>
Written in the following order: (Author - Year of publication – Title – Edition – Place of publication – Publisher).
<b>1- Required Textbook(s) (maximum two)</b>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



	<ol style="list-style-type: none"> <li>1. D. J. Smith (1998), HDL chip design: a practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog, Latest Edition, Doone Publications.</li> <li>2. Weng Fook Lee (2000), VHDL Coding and Logic Synthesis with Synopsys, First Edition, Academic Press.</li> </ol>
<b>2- Essential References</b>	
	<ol style="list-style-type: none"> <li>1. Michael D. Ciletti (1999), Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL, First Edition. Pearson Prentice Hall.</li> <li>2. D. Naylor and S. Jones, VHDL: A Logic Synthesis Approach, Chapman &amp; Hall, UK.</li> <li>3. Thomas L. Floyd, (2006), Digital Fundamentals, Ninth Edition, Pearson Prentice Hall, United States of America.</li> </ol>
<b>3- Electronic Materials and Web Sites etc.</b>	
	<p>Software and Programs: -</p> <ol style="list-style-type: none"> <li>1. Quartus program.</li> <li>2. Mento Graphics program.</li> </ol>

<b>X.Course Policies:</b>	
<b>1.</b>	<p><b>Class Attendance:</b></p> <p>- The students should have more than 75% of attendance according to rules and regulations of the faculty.</p>
<b>2.</b>	<p><b>Tardy:</b></p> <p>- The students should respect the timing of attending the lectures. They should attend within 15 minutes from starting of the lecture.</p>
<b>3.</b>	<p><b>Exam Attendance/Punctuality:</b></p> <p>- The student should attend the exam on time. The punctuality should be implemented according to rules and regulations of the faculty for mid-term exam and final exam.</p>
<b>4.</b>	<p><b>Assignments &amp; Projects:</b></p> <p>- The assignment is given to the students after each chapter; the student has to submit all the assignments for checking on time.</p>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas



5.	<p><b>Cheating:</b></p> <p>- If any cheating occurred during the examination, the student is not allowed to continue and he has to face the examination committee for enquires.</p>
6.	<p><b>Plagiarism:</b></p> <p>- If one student attends the exam on another behalf; he will be dismissed from the faculty according to the policy, rules and regulations of the university.</p>
7.	<p><b>Other policies:</b></p> <p>- All the teaching materials should be kept out the examination hall and mobile phones are not allowed.</p> <p>- Mutual respect should be maintained between the student and his teacher and also among students. Failing in keeping this respect is subject to the policy, rules and regulations of the university.</p>

Prepared by  
 Prof. Abdul  
 Raqib Abdo  
 Asaad.

Head of Department  
 Asst. Prof. Dr. Adel  
 Ahmed Al-Shakiri

Quality Assurance Unit  
 Assoc. Prof. Dr.  
 Mohammad Algorafi

Dean of the Faculty  
 Prof. Dr. Mohammed  
 AL-Bukhaiti

Academic Development  
 Center & Quality  
 Assurance  
 Assoc. Prof. Dr. Huda Al-  
 Emad

Rector of Sana'a University  
 Prof. Dr. Al-Qassim Mohammed Abbas